Design, processing, and testing of LSI arrays for space station by Ipri, A. C.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19760023360 2020-03-22T13:18:23+00:00Z
1IGN, PROCESSING, AND TESTING
LS1 ARRAYS FOR SPACE STATION
BY
IPRI
AR LY T TAAL REPORT NO. 20
(14 AS A —C:' —'41199"
TFSTINI G r -  13"
Quarterly	 Jar:.	 iar
1976
Hr- $4.p
t ibr  ution of this revis provided in the interest of information
ange and should n& he construed as endorsement by NASA of
rial presented. Responsibility for the conten ts resides with
ization that prepared it
i -. - ^ 044
U11CIAS
,3/33	 50433
tECEt I D
PREPARED UNDER CONTRACT NO. AAS12-2207 B U1
RCA LABORATORIES
PRINCETON, NEW JERSEY OOM
MARSHALL SPACE FLI '-HT CEN.
^^ '^^ ^NAUTICS ANO SP0
TT-,-
Report me.
	
2 Go,o,nT.nt Accoseton No
.file and Sul+trtl•
DESIGN, PROCESSING, AND TESTING OF
LSI ARRAYS FUR SPACE STATION
7. Aurher(s) ^	 —
A. C. Ipri
9 Performinq Organ-notion Nome and Address
RCA Laboratories
L
Princeton, NJ 08540
L12. Sponsoring Agency Nome and Address
George C. Marshall Space Flight Center
National Aeronautics S Space Administration
Huntsville, AL 35812
is. Suppiementery Notes	 —
3, Recrpunt'• Corolo9 No
T Report Date
April 1976	 j
ii. Performing Orpanrsotron Code	 l
a Performin; Organization Report No
PRRL-76-CR-17
10 work unit No
11. Contract or Grant Me.
NAS12-2207
Typo of Report and Period Covered
Quarterly 'Technical
Report No. 20
1/1/76 to 3/31/76
. Sponsoring Agency Code-
Arect
The work on the Process Analysis Structure (PAS) was continued
this quarter with the layout being completed, the 10OX and IOX
artwork being finalized, and the process and tE
prepared. Test programs were written for comps
integrated-circuit testing and data reduction.
17. Key words (Selected by Author(s))
Random access memory (RAM)
Silicon-gate fabrication
Integrated-circuit technology
Reliability
19. Security Clessif. (of this report) 	 20. Security Clossif. (of this pogo)	 21
Unclassified	 Unclassified
;For salr by National Technical Information Service, Springfield, Virginia
Distribution States
It
TABLE OF CONTENTS
Section
SUMMARY	 . . . . . . . . . . .
	 . . . . . . . . . . . . . . . .
	
1 .
	 INTRODUCTION  . . . . . . 	 . . . . . . . . . . . . . . . .
11. PROCESS ANALYSIS AND STRUCTURE . . . . . . . . . . . . . .
	
III.	 PAS PROCESS SEQUENCES . . . . . . . . . . . . . . . . . . .
A.	 Process Sequence 111	 . . . . . . . . . . . . . . . . . .
1. General
	 . . . . . . . . . . . . . . . . . . . . . .
2. Silicon Island Continuity . . . . . . . . . .
3. Metal Continuity and Short-Circuits . . . . .	 .
4. Contact Effects	 . . . . . . . . . . . . . . . . . .
B.	 Process Sequence lit	 . . . . . . . . . . . . . . . . . .
1. Polysilicon Continuity . . . . . . . . . . . . . . .
2. Metal Continuity and Short-Circuits . . . . . . . .
C.	 Process Sequence #3	 . . . . . . . . . . . . . . . . . .
D.	 Process Sequence 114	 . . . . . . . . . . . . . . . . . .
1. Silicon Island and Metal . . . . . . . . . . . . . .
2. Metal Continuity and Short-Circuits . . . . . . . .
E.	 Process Sequence #5	 . . . . . . . . . . . . . . . . . .
F.	 Summary	 . . . . . . . . . . . . . . . . . . . . . . . .
IV. PAS ELECTRICAL TEST SEQUENCES . . . . . . . . . . . . . . .
A. Test Sequence Ill . . . . . .
	
. . . . . . . .
B. Test Sequence Ill .
	
. . . . . . . . .
C. Test Sequence #3 .
	
. . . . . . . . .
D. Test Sequence #4 . . . . . . . .	 . . . . . . . . .
E. Test Sequence #5 . . . . . . . . . . . . . . . . . . . .
F. Test Sequence #6 . . . . . . . . . . . . . . . . . . . .
G. Test Sequence Ill . . . . . . . . . . .	 . . . . .
	V.	 CONCLUSIONS	 . . . . . . . . . . . . . . . . . . . . . . . .
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page
1
3
9
11
11
11
12
13
13
13
14
14
14
14
15
15
16
17
17
17
18
19
19
1.9
19
20
22
iii
F_
LIST OF ILLUSTRATIONS
Figur,	 Page
1. Silicon island array . . . . . . . . . . . . . . . . . . . . 	 4
2. Polysilicon array	 . . . . . . . . . . . . .	 . . . . . . . .	 5
3. Contacts .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 7
4. Metal pattern	 . . . . . .	 . .	 . . . . . . . . . . . . . .	 .	 g
5. Standard CMOS/SOS sleep-depletion silicon-gate process . . .
	 10
1
t
I
I
iv
r ^	 r
I
J
I	 ,
DESIGN, PROCESSING, AND TESTING OF LSI ARRAYS
FOR SPACE STATION
by
A. C. Ipri
RCA Laboratories
Princeton, New Jersey 08540
SljMMARY
The work on the Process Analysis Structure (PAS) was continued this
quarter with the layout being completed, the 100X and 1OX artwork being
finalized, and the process and test sequencer; being prepared. Test
programs were written for computer-controlled integrated-circuit test-
ing and data reduction.
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1. INTRODUCTION
The basic concepts of process evaluation and analysis have been
described in previous quarterly reports (No. 18 and No. 19). In gen-
eral, it has been nhown that each process step must be analyzed
independently; once this has been done, Lite Interaction between steps
can be examined. A carefully designed "Process Analysis Structure"
(PAS) can be used for this purpose.
During the third phase of this program Lite structure was laid out
in detail, 100X and IOX artwork was generated, and process sequences
were prepared. In addition, test programs were written in preparation
for computer-controlled integrated-circuit testing and data reduction.
This report, therefore, contains a detailed description of the PAS as
well as process listings and testing sequences.
2
11. PROCESS ANALYjtS AND STRUCTURE
The first mask level is called tike silicon island array (Mask ill)
and is shown in Fig. 1. The level contains an array of silicon islands
which have the following dimensions:
0.2 mil x 200 mils
0.2 mil x 400 mils
0.2 mil x 600 mils
0.2 mil x 1200 mils
0.2 mil x 2400 mils
0.2 mil x 4800 mils
This level contains probing pads to permit evaluation independent of
other levels. In addition, there is a second array of silicon islands
which is not connected to pads and will be used in conjunction with
future levels to check the integrity of contact openings.
The second mask level is shown in Fig. 2 and has been titled the
polysilicon. array. This level contains strings of polycrystalline
silicon which have the following dimensions:
0.2 mil ;: 400 mils
0.2 mil x 800 mils
0.2 mil x 1200 mils
0.2 mil x 2400 mils
0.2 mil x 4800 mils
0.2 mil x 9600 mils
As can be seen in the illustration, the polysilicon level is a
it
	
wave" pattern and also contains pads for independent probing.
An additional polysilicon array is present on this mask level and is
interdigitated in the silicon island array for later use in contact
evaluation.
The contact array makes up the third mask 'Level and is shown in
S
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Fig. J. Again, two distinct arrays are apparent. The larger contact
array is used in conjunction with the r ier levels to check for contact
interaction while the smaller array is used to check for contact in-
tegrity. All contacts have the dimensions of 0.2 mil by 0.4 mil. The
number or contacts which must be opened in the smaller array are:
480 contacts
1440 contacts
2880 contactsi
The continuity of this smaller array will depend mainly on the ability
of the photoresist and etching characteristics to properly define and
open contacts.
The metal pattern is shown in Fig. 4. The large array contains
metal lines having the following lengths:
200 mils
400 mils
600 mils
1200 mils
2400 mils
4800 mils
The width of the metal lines is 0.6 mil over the contact openings and
0.4 mil over the polysilicon lines. The smaller metal array connects
the silicon islands and polycrystalline silicon together to check the
contact opening integrity. This level also places metal over all pads
for improved probing.
There is an additional level (Mask #5), called the band pad mask,
which simply contains 4-mil squares at the probe pad locations. This
mask level is used to open the pad areas only for external probing and
can be used to define metal in the probe pad areas.
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I I I.	 PAS PkO CESS SEQUENCES
The standard CMO S/SOS deep-depletion silicon-Kate process Is shown
in Fig. 5. The process begins with the deposition of 0.6 um of (100)
n-type silicor on (1102) sapphi-e as described by Cullen (ref. 1). A
layer of 3000 R of SiO2 is then deposited over the surface, and the sili-
con Island pattern is defined in the oxide. Next, the silicon is etched
using a KOH-n-propanol-H ? C solution, and the masking oxide is removed.
The silicon islands are thermally oxidized at 900°C in steam to grow
approximately 1000 R of S10 2 . Using the^iical-vapor-deposition techniques
incorporating Siti4 in H2 at 700°C, 5000 X of polycrystalline silicon is
deposited. This 18 followed by a deposited SiO2 layer conr.aining enough
boron to produce a bilicon surface concentration of 1 to 5 x 1020
atoms per cm 3.	 boron-doped 5102 layer is then etched to define the
polycrystalline gate pattern, and the impurities are driven into the
poiyallicon at a temperature of 1050°C for 15 minutes in helium. After
the diffusion, the boron glass is stripped in 11F, and the undoped poly-
silicon is etched away in the K014 solution. The channel oxide is removed
over the source and drain regions using a buffered HF solution, and a
phosphorus-doped S10 2 layer is deposited. This layer contains a phos-
p;i,rus concentration sufficient to achieve a silicon surface concentra-
tion of 1-5 x 10 19	matos per cm 3 . Alter this layer is defined over
n-channel transistors, a second boron layer is deposited over the surface
of the wafer. The silicon surface concentration obtainable from this
second boron layer is 5-10 x 10 19 atoms per cm 3 . The impurities are next
driven into the silicon film at 1050°C for 15 minutes in helium. Follow-
ing an oxide anneal at 500°C for 15 minutes In hydrogen, the contacts are
opened through the deposited oxides, 15,000 X of aluminum is deposited,
and the metal pattern defined. A 3000-^ layer of oxide is deposited
on the surface of the wafer for Rcribe and break protection, the bond
pads 're opened in this oxide, and, finally, the metal is alloyed with
the silicon at 425°C for 15 minutes in forming gas.
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Figure	 Standard CMOS/SOS deep-depletion silicon-gate process.
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This process was originally described by Sarace and 1pri (ref. 2).
It has been used for the fabrication of a wide variety of digital arrays
(refs. 3 - S), such as watch circuits (ref. 2), m:mories ( ref. 3), and
shift registers (ref. 6). The Process Analysis Structure will be ubed
for a complete analysis of this process and of its interrelationship
with the design rules presently being us"d with this process. There are
several process sequences which can be used in conjunction with the PAS
to analyze various individual process steps. Some of these sequences
are described in detail below.
A. Process Sequence 111
1. General. - The first process sequence duplicates many of the actual
`abrication steps shown in Fig. 5 and checks the following or determines
their absence (e.g., short-circuits):
(1) silicon island continuity
(2) polysilicon over silicon island continuity
(3) polysilicon-silicon island short-circuits before channel oxide
self-align etch
(4) (3) after channel oxide self-align etch
(5) (3) afte- source-drain diffusion
(6) metal over polysilicon-silicon island continuity
(7) metal to polysilicon short-circuits
(8) metal to silicon island short-circuits
(9) (3) after contact opining
(10) (3) after contact opening and metal deposition
(11) contact definition
2. Silicon Island Continuity. - The process sequence that will be used
to study the integrity of the silicon islands will be:
(1) deposit 0.6-1m silicon on sapphire layers
(2) deposit 3000 X of masking oxide
(3) define the masking oxide (Mask 111)
11
(4) etch the silicon island pattern (KOH) and strip the masking
oxide
(5) deposit boron-doped SiO2
(6) diffuse silicon islands (1050% - 15 minutes - helium)
(7) strip boron-doped SiO2
(8) electrically test (Test Sequence lil) for silicon island con-
tinuity
(ice the integrity of the silicon islands is determined, the follow-
ing process steps will be performed:
(9) grow channel oxide (900% - 45 minutes - steam)
t10) deposit polycrystalline silicon (5000 ^)
(11) deposit boron-doped S102
(12) define boron-doped glass (Mask lit)
(13) diffuse polysilicon (1050% - 15 minutes - helium)
(14) strip boron glass
(15) etch away undoped polysilicon (KOH)
(16) open bond tad areas (Mask li5)
(17) electrically test for polysilicon continuity (Test Sequence
#2)
(18) electrically test for polysilicon, silicon island short-
circuits (Test Sequence #3)
(19) etch away channel oxide from source-drain areas (with buffered
HF)
(20) electrically test (Test Sequence li3)
(21) deposit phosphorus and boron source-drain diffusion sources
(22) diffuse (1050	 - 15 minutes - helium)
(23) open bond pad areas
(24) electrically test (Test Sequence li3)
3. Metal Continuity and Short Circuits. - Next, the aluminum layer must
be deposited and checked.
(1) deposit 1.5 um of aluminum
(2) define metal pattern (Mask li4)
(3) electrically test for metal continuity (Test Sequence li4)
12
(4) electrically test for metal-polysilicon short-circuits (Test
Sequence N5)
(5) electrically test for metal-island short-circuits (Test
Sequence 116)
4. Contact Effects. - In the final group of tests, several chemical
reactions and electrical tests are performed.
(1) strip metal (Caro's acid)
(2) define and etch contacts (Mask N3)
(3) electrically test for poly-island short circuits (Test
Sequence 113)
(4) deposit 1.5 um of aluminum
(5) define metal pattern (Mask 114)
(6) electrically test for poly-island or poly-metal ?port-circuits
(Test Sequence N3)
(7) electrically test contact array (Test Sequence 117)
B. Process Sequence 112
This sequence is concerned only with the polysilicon and metal
levels and checks for:
(1) planar polysilicon continuity
(2) metal over polysilicon continuity
t	 (3) metal to polysilicon short-circuits
1. Polysilicon Continuity. -
(1) deposit 0.5 um of polysilicon
(2) deposit boron-doped oxide (0.3 !jm)
(3) define doped oxide (Mask 112)
'	 (4) diffuse polysilicon (1050°C - 15 minutes -- helium)
(5) strip boron glass OW)
(6) etch away undoped polysilicon (KOH)
(7) electrically test for polysilicon continuity (Test Sequence
#2)
(8) deposit phosphorus- and boron-doped glasses
13
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2. Metal Continuity an' Short Circuits. -
(1) deposit 1.5 um of aluminum
(2) define and etch aluminum (Mask #4)
(3) electrically test for metal continuity (Test Sequence 114)
(4) electrically test for metal to polysilicon short-circuits
(Test Sequence N5)
C. Process Sequence N3
This sequence is intended to determir, the integrity of metal lines
on a planar (sapphire) surface.
(1) deposit 1.5 Um of aluminum on a sapphire wafer
(2) define and etch the metal pattern (Mask #4)
(3) electrically test for metal continuity (Test Sequence #4)
In addition, the polysilicon mask or silicon Island mask may be
substituted in step (2) above. This will permit the evaluation of
0.2-mil metal patterns instead of the 0.4-mil metal pattern which is
defined with Mask #4.
D. Process Sequence #4
It is the object of this process sequence to examine the integrity
of the metal over silicon island crossovers. The sequence checks for:
(1) metal continuity over silicon island steps
(2) metal to silicon island short-circuits
1. Silicon Island and Metal. -
(1) 0.6-um silicon films are deposited on sapphire substrates
(2) 0.3 um of masking oxide is deposited
(3) the poly pattern is defined in the oxide (Mask #2)
(4) the oxidt is etched (HF)
(5) the silicon islands are etched (KOH)
(6) the masking oxide is stripped
j 14
(7) phosphorus and boron oxides are deposited
(8) the silicon is diffused (1050°C - 15 minutes - helium)
(9) the probe pads are opened (Mask 115)
2. Metal Continuity and Short Circuits. -
(1) 1.5 um of aluminum is deposited and defined (Mas i. 1i4)
(2) electrically test the silicon island continuity (Test Sequence
#2)
(3) electrically test for metal continuity (Test Sequence 114)
(4) test for metal to silicon island short-circuits (Test Sequence
#5)
E. Process Sequence n5
This sequence duplicates as closely as possible the fabrication
sequence shown in Fig. 5. It does not permit the evaluation of several
process steps which have been analyzed in previous sequences such as
silicon island continuity, but useful results can be obtained. The se-
quence is:
(1) depositiy^ of 0.6 um of silicon on sapphire doped in the
1-2 x 10 / cm
3
 range
(2) definition and etching of the silicon island pattern (Mask 111)
(3) channel oxidation (900°C - 45 minutes - steam)
(4) polysilicon deposition, definition, and etching (Mask #2)
(5) channel oxide self-align etch
'	 (6) doped oxide, source-drain diffusion source deposition
(7) source, drain diffusion (1050°C - 15 minutes - helium)
i
(8) open probe pads (Mask #5)
(9) If the sources and drains have been doped n+, then a positive
bias on the polysilicon will produce a conducting channel in
the silicon islands and, hence, it is possible at this stage
to check for:
`	 (a) silicon island continuity (Test Sequence 1i1)
(b) silicon island to polysilicon short-circuits (Test
Sequence 1i3)
(c) polysilicon continuity (Test Sequence 112)
r
15
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(10) deposit 1.5 um of aluminum
(11) define and etch (Mask U4)
(12) electrically test for:
(a) metal continuity (Test Sequence N4)
(b) metal to polysilicon short-circuits (Test Sequence 85)
F. Summary
Five process sequences have been described which permit the evalua-
tion of most of the individual fabrication steps in the present CMOS/SOS
deep-depletion, silicon-gate process. It should be possible from these
sequences to obtain the yield data for each individual process step in
order Lo:
(1) ascertain if there exists a dominant yield--limiting process
step
(2) build a complete process yield model from each individual
process yield expression.
16
IV. PAS ELECI- RICAL TEST SEQUENCES
This section describes in detail the test sequences that were
alluded to in the various process sequences given in Section 111.
A. Test Sequence #1
Verification of silicon island continuity as defined by the first
mask level is the object of this test sequence. A voltage will be
applied to one end of each silicon island string. The other end will
be connected to system ground. The applied voltages are list-.d below:
Island	 Voltage
	
Length	 (m i  I	 App l i ed (V)
	
200	 + 1.0
	
400	 + 2.0
	
600	 + 3.0
	
1200	 + 6.0
	
2400	 + 12.0
	
4800	 + 24.0
The current flow out of the power supply will be monitored, and
the current flow value will be used to determine if the silicon island
string is continuous or open, in addition to determining its resistance
value.
H. Test Sequence #2
This sequence is similar to Test Sequence N1 and is designed to
check the definition of Mask Level X12. The voltage applied as a function
of polysilicon length is:
17
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Polysilicon Voltage
Length (mils) Applied (V)
40U 1.0
800 2.0
1200 3.0
2400 6.0
4800 12.0
9600 24.0
The current flow is again measured, and if it is less than 1.0 uA the
line is assumed to be open. The resistance of the polysilicon line is
also determined.
C. Test Sequence #3
This ;equence is designed to test for short-circuits between Mask
Level U1 (silicon islands) and Mask Level lit (polysilicon). Roth ends
of the polysilicon line are connected to system ground while both ends
of the silicon island are connected to a positive voltage that is a
function of the silicon island length.
Silicon
Island Length (mils) Voltage (V)
200 1.0
400 2.0
600 3.0
1200 6.0
2400 12.0
4800 24.0
The current is again monitored, where 1.0 uA is the threshold that
suggests the presence of a short-circuit. It should be noted that this
test sequence increments the supply voltage. If the insulating layer
between the two levels cannot withstand the applied voltages, then
18
this test sequence will not monitor the number of intrinsic Phort-circuits
present but will simply indicate the breakdown voltage range.
1). Tent Sequence 84
Due to Lite higher conductivity of metal array (Malik 114), a slight-
ly different approach will be used to determine METAL continuity
integrity. one end of the metal line will be connected to a 6-V power
supply with the other end connected to ground through a 1-M.. resistor.
The current will again be measured with 1.0 4A as the current threshold.
E. Test Sequence #5
This sequence tests for short-circuits between Mask Level l/2 and
Mask Level H4. The applied voltages and current measuring are essen-
tially the same as Test Sequence #3.
F. Test Sequence 116
Short-circuits are determined between Mask Level 111 and Mask Level
1i4. Again the supply voltages current monitoring are Lite same as Test
Sequence 03.
G. Test Sequence 117
The continuity of the contact array will be tested by applying
10.0 V to one end of the string and connecting the other end to ground.
The current flow will be monitored with 0.2 pA as the threshold voltage.
do
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V. CONCLUSIONS
During this report period the mark set for the Process; Analysis
Structt.re was designed and digitized. and the initial artwork was dune.
Vatious process sequences were generated to permit evaluation of:
(1; planar silicon island continuity
(2) planar polycrystalline silicon continuity
(3) { p lanar metal continuity
(4) nonplanar polysilicon continuity
(5) nonplanar metal continuity
(a) metal over silicon islands
(b) metal over polycrystalline silicon
(c) metal over polycrystalline silicon which is crossing over
silicon islands
(6) silicon island to polysilicon short-circuits
(a) before channel. oxide self-align etch
(b) after channel oxide self-align etch
(c) after source-drain diffusions
(d) after zontact etching
(e) after metal defini_ion
(7) silicon islar,J LL Meal short-ci cuits
(a) without poly-level present
(b) with poly-level present
(8) polysilicon to metal short-circuits
(a) without silicon island level present
(b) with silicon island level present
(9) contact integrity
There are other process sequences described as well as sequences
which have as yet to be envisione,l. It is felt that familiarity with
this test array will lead to several other process evaluation techniques
incorporating this mask set and the basic concepts of process analysis
described in the previous quarterly reports.
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!n addition, electrical test sequences have been described which
can be programmed into most computer-controlled test meth to permit
rapid data gathering. During the filial period of this prugram ► m.itks
will be received, and waters processed and tested to verity the pro-
cedures herein described.
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